Beyond the Transistor

A hands-on guide to photonic computing

Q.ANT computes with light. Here is how it works, and how to try it.

Q.ANT builds a processor that does maths with light instead of transistors. This site explains the product in plain terms, runs its core idea live in your browser, and documents its open source toolkit with examples you can run today, without the hardware.

Digital in, light does the maths, digital out x = 0.83 bfloat16 DAC ADC y = cos(…) bfloat16 PHOTONIC CORE · LITHIUM NIOBATE φ(x) voltage shifts the phase of one arm the arms recombine and interfere a number to a drive level light to a number the answer

The product

What Q.ANT builds, layer by layer

From a crystal to a rack server to a Python library. Every figure links to the Q.ANT source it came from.

01The chip

Photonic core

A photonic integrated circuit on z-cut lithium niobate on insulator, a crystal whose optical behaviour changes with voltage. Q.ANT makes it on its own pilot line with the Institute for Microelectronics Stuttgart (IMS CHIPS).

Material
Thin-film lithium niobate (TFLN)
Made at
Q.ANT pilot line with IMS CHIPS

Source: qant.com, Photonic computing · LRZ goes into operation, 22 Jul 2025

02The card

Native Processing Unit (NPU) Gen 2

The photonic core on a full-length PCIe card. It sits next to the CPU and GPU in an ordinary server and takes work over PCIe.

Throughput
8 GOPS sustained, on nonlinear functions
Power
150 W per card
Number format
bfloat16
Interface
PCIe Gen4 x8

Source: qant.com, Photonic computing · NPU Gen 2 brochure, June 2026 (PDF)

03The server

Native Processing Server (NPS)

A 19 inch rack server with an x86 host running Debian or Ubuntu LTS, holding several NPU cards. This is what customers install.

Host
x86, Linux
Cards
Several NPUs per server
Network
2 x 10 GbE plus a service port

Source: qant.com, Photonic computing · NPU Gen 2 brochure, June 2026 (PDF)

04The software

Native computing toolkit

The library that sends work to the card, for Python and C/C++, written in Rust. Open source since 23 September 2026, with a CPU emulator so you can develop without the hardware.

Version
2.3.1
Licence
Apache 2.0
Emulator
cpu-backend build, no drivers needed

Source: Toolkit on GitHub · Open source SDK release, 23 Sep 2026

How it computes

Weighing instead of counting

A digital chip counts. Every number is a pattern of switches, and arithmetic is millions of switching steps. It is exact, and it costs energy for every step.

An analog chip weighs. It sets up a physical system whose behaviour is the answer and measures it. One measurement replaces many steps, but the answer is approximate, like reading a scale.

Q.ANT's core uses light. A voltage shifts the phase of light in one arm of an interferometer, the two arms recombine, and the brightness that comes out follows a cosine of that phase. So a cosine, and things built from cosines, come out of the physics rather than from a long chain of arithmetic. The live example shows this step by step.

Two facts that shape everything else

The card runs the forward pass only. There is no backward pass on the device, so you train on a normal computer and run inference on the card. And it works in bfloat16, about three significant digits, so precision is a design constraint, not an afterthought.

What runs on the card

Native optical operations, per Q.ANT

  • Element-wise multiply
  • Matrix-vector multiply
  • Matrix-matrix multiply
  • Cosine

In toolkit 2.3.1, sent to the card

  • Linear and convolution (matrix multiply)
  • Batch norm (element-wise multiply)
  • KAN layer (cosine)

In toolkit 2.3.1, computed on the host CPU

  • ReLU
  • Sigmoid
  • Softmax
  • Bias
  • Pooling

Read from the toolkit's source code. The activations, bias and pooling run on the host today, between calls to the card. See Key concepts.

Source: NPU Gen 2 brochure, June 2026 (PDF) · Toolkit on GitHub

The numbers

What Q.ANT claims, and how to read it

Energy per operation

About 30 times less energy per operation, at the circuit level. Q.ANT publishes this as a chart without the measurement method, and the card itself computes in bfloat16 rather than 8-bit integers.

Source: qant.com, Photonic computing

Benchmarks at LRZ

  • 50x higher throughput for matrix multiplication
  • 25x faster ResNet-18 inference
  • 6x lower energy for typical workloads

From benchmarking first- and second-generation cards at the Leibniz Supercomputing Centre. The brochure does not state the baseline or the method.

Source: NPU Gen 2 brochure, June 2026 (PDF)

Where it is

From pilot line to cloud

Founded in Stuttgart in 2018 by Michael Förtsch, who is CEO. Access today is an on-premises server for evaluation, with cloud access through IONOS announced for the coming months.

  1. Jul 2025

    First Native Processing Server goes into operation at the Leibniz Supercomputing Centre (LRZ), running AI inference next to CPUs and GPUs. Source

  2. Jul 2025

    €62M Series A, co-led by Cherry Ventures, UVC Partners and imec.xpand. Source

  3. Nov 2025

    Second-generation NPU announced. Forschungszentrum Jülich starts a four-year collaboration and buys an NPS. Source

  4. Apr 2026

    US headquarters opens in Austin, Texas. Series A closes at USD 80M. Source

  5. May 2026

    IONOS signs as the first commercial customer, with cloud access planned. Source

  6. Jun 2026

    A diffusion model and a time-series model run on the photonic hardware. Source

  7. Sep 2026

    The toolkit goes open source, with a CPU emulator and six Python examples. Source

No hardware needed

Three ways to try it today

Is this hardware for your work?

Ask, argue and compare results with other ML engineers in the forum.

Join the discussion

Product facts checked against Q.ANT sources on 8 October 2026. This is an independent guide, not Q.ANT material.